• documentation
main content

fpga data capture -凯发k8网页登录

capture signal data from live fpga

use fpga data capture to observe signals from your design while the design is running on the fpga. this feature captures a window of signal data from the fpga and returns the data to matlab® or simulink®. to capture the signals, hdl verifier™ generates an ip core that you must integrate into your hdl project and deploy to the fpga along with the rest of your design. hdl verifier also generates an app, system object™, and simulink model that communicate with the fpga and return the data to matlab or simulink.

to capture fpga data:

  1. generate customized components and an ip core. specify port names and sizes for the generated ip. these ports connect to the signals you want to capture, and the signals you want to use as triggers to control when the capture occurs.

  2. integrate the generated ip into your fpga design and deploy the design to your fpga board. this step is automated when using hdl workflow advisor.

  3. use the generated app, system object, or simulink model to capture data for analysis, verification, or display. you can configure a trigger condition to control when the capture occurs and a capture condition to control which data to capture.

to use this feature, you must download a hardware support package for your fpga board. see documentation for support packages. for intel® fpga boards, see . for xilinx® fpga boards, see .

for information on downloading support packages, see .

apps

visualize, measure, and analyze transitions and states over time

topics

overview

data capture requirements and preparation


  • the fpga board support packages contain the definition files for all the supported boards for fpga-in-the-loop (fil) simulation, fpga data capture, or axi manager.

  • set the matlab path to xilinx, microchip, and intel software.

  • describes the steps in the automated support package setup process for configuring hardware for use with fpga-in-the-loop, axi manager, or fpga data capture.

  • adjust settings in the logic analyzer.
网站地图