fpga-凯发k8网页登录

test designs in real hardware

creating an fpga-in-the-loop link between the simulator and the board enables you to:

verify hdl implementations directly against algorithms in simulink^® or matlab^®.
apply data and test scenarios from simulink or matlab to the hdl design on the fpga.
integrate existing hdl code with models under development in simulink or matlab.

before you can use fpga-in-the-loop (fil) simulation, you must download the support package for your board. see . alternatively, you can manually create custom board definition files for use with fil simulation. see .

after you download a board support package, select a simulation workflow. see . to learn how fil simulation works, see fpga-in-the-loop simulation.

apps

	generate an fpga-in-the-loop (fil) block or system object from existing hdl files
	visualize, measure, and analyze transitions and states over time

objects

fil simulation with matlab

functions

	load programming file onto fpga
	load programming file associated with `filsimulation` system object onto fpga

blocks

simulate hdl code on fpga hardware from simulink

topics

overview

choose between generating a block or system object™, and decide whether to use the fil wizard or hdl workflow advisor.
fpga-in-the-loop simulation
fpga-in-the-loop (fil) simulation provides the capability to use simulink or matlab software for testing designs in real hardware for any existing hdl code.

fil requirements and preparation

dut guidelines for fil simulation of blocks and system objects.
the fpga board support packages contain the definition files for all the supported boards for fpga-in-the-loop (fil) simulation, fpga data capture, or axi manager.
set the matlab path to xilinx^®, microchip, and intel^® software.
describes the steps in the automated support package setup process for configuring hardware for use with fpga-in-the-loop, axi manager, or fpga data capture.
describes the steps necessary to prep hardware and hardware tools for fil.
adjust settings in the logic analyzer.

generate fil interface from legacy code

generate a fpga-in-the-loop block from existing hdl source files, then include the fpga implementation in a simulink simulation.
generate a fpga-in-the-loop system object from existing hdl source files, then include the fpga implementation in a matlab simulation.
this example shows you how to set up an fpga-in-the-loop (fil) application using hdl verifier™.
this example shows you how to verify a digital up-converter design generated with filter design hdl coder™ using fpga-in-the-loop simulation.

generate fil system object from matlab code (requires hdl coder license)

generate an fpga-in-the-loop system object and test bench using hdl workflow advisor.

generate fil block from simulink model (requires hdl coder license)

(hdl coder)
generate test bench and code coverage for generated hdl code using the hdl workflow advisor.
generate an fpga-in-the-loop model using hdl workflow advisor.

troubleshooting

fixes for common error messages and issues.