architectural design of a low if receiver system -凯发k8网页登录

system architecture

this model illustrates the design and simulation of an ism band receiver. primary subsystems include a digital transmitter, an rf receiver, an adc, a phase noise block for noisy lo modeling, and a digital receiver. the remaining blocks are used for analysis.

the digital transmitter consists of three fsk modulated waveforms and a high power tone. the three fsk waveform generators use a bandlimiting filter that suppresses the fsk sidebands below the expected thermal noise level. the target waveform at 2450 mhz has a 1 ohm referenced passband power level of approximately -70 dbm. similarly defined image and intermodulation distortion (imd) blocker waveforms have passband powers of approximately -40 dbm and -33 dbm, respectively. the imd tone that couples with the imd blocker to generate in-band im3 products has a passband power of -33 dbm. since the baseband processing defines the complex envelope waveforms, computing passband power requires the insertion of 1/sqrt(2) gain as shown in the design. an if of 2 mhz can be inferred by inspecting the demodulator input signal spectrum, where a 2 mhz offset is specified for the display.

the low if receiver is comprised of a receive band saw filter, a frequency conversion stage, an image rejection stage, and two gain stages. resistors are used to model input and output impedances. each nonlinear block has a noise figure specification. power nonlinearities in the low noise amplifier (lna), if amplifier and mixers are specified by ip3. image rejection is accomplished with a hartley design, and single lo and phase shift blocks provide cosine and sine terms to mix with the i and q branches, respectively. the summation block recombines the signals on the i branch and the phase-shifted q branch. image rejection quality can be controlled directly by setting a non-ideal phase offset in the phase shift block. to capture the rf, image, imd signal and imd tone waveforms/spectra, choose the fundamental tones to be 2450 mhz, 1 mhz and the harmonic order as 1 for the first tone and 8 for the second tone within the configuration block. to model a thermal noise floor in the rf blockset environment, the temperature within the system parameters section in the configuration block is set to a noise temperature of 290.0 k.

the adc is modeled using an a 12-bit quantizer. the quantizer takes into account the full-scale and dynamic ranges of the adc, properly modeling its quantization noise floor.

a digital receiver demodulates the waveform for bit error rate calculation. this noncoherent fsk receiver assumes perfect timing synchronization, such that each fsk pulse is integrated over one and only one symbol.

running the example

running the example simulates a design that meets an uncoded ber spec of less than 1%. modifications to the signals and component specifications in the receiver and adc have a direct impact on the receiver performance. manual switches enable you to:

other possible changes to the design include: