hdl coder documentation -凯发k8网页登录

hdl coder™ enables high-level design for fpgas, socs, and asics by generating portable, synthesizable verilog^® and vhdl^® code from matlab^® functions, simulink^® models, and stateflow^® charts. you can use the generated hdl code for fpga programming, asic prototyping, and production design.

hdl coder includes a workflow advisor that automates prototyping generated code on xilinx^®, intel^®, and microchip boards and generates ip cores for asic and fpga workflows. you can optimize for speed and area, highlight critical paths, and generate resource utilization estimates before synthesis. hdl coder provides traceability between your simulink models and the generated verilog and vhdl code, enabling code verification for high-integrity applications adhering to do-254 and other standards.