• documentation
main content

uvm generation -凯发k8网页登录

generate uvm components from simulink® subsystems

generate universal verification methodology (uvm) test components and a behavioral design under test (dut) from a simulink model. you can use the generated components in two ways.

  • generate a uvm top model with a test bench and a behavioral (dut). use the generated uvm top module as a test environment, and replace the generated behavioral dut with your own simulation model.

  • generate uvm test components, and integrate them into your existing uvm environment.

this feature requires simulink coder™.

functions

generate uvm test bench from simulink model

blocks

connect between scoreboard and sequence in uvm test bench model

objects

uvm configuration object
configure workflows for uvm and systemverilog component generation from matlab

topics

  • uvm component generation overview

    generate a universal verification methodology (uvm) environment from a simulink model.


  • customize file banners and hdl simulation timescale when generating a uvm test bench.


  • generate systemverilog immediate assertions from verify statements and model verification blocks, and collect functional coverage information (requires simulink test™ license).


  • generate uvm parameters from simulink tunable parameters.


  • generate random constraint parameters in uvm sequence from simulink tunable parameters.


  • generate random constraint parameters in uvm scoreboard from simulink tunable parameters.


  • generate customizable systemverilog modules and uvm components from matlab using templates.


  • template variable definition and usage.


  • generate the uvm components for a linux® operating system from your windows® host machine.

网站地图