• documentation
main content

design and simulate serdes systems -凯发k8网页登录

design and simulate serdes systems using the serdes designer app

high-speed electronic systems suffer from signal degradation caused by various impairments such as impedance mismatch, attenuation, and crosstalk. using the equalization and gain modulation blocks in the serdes toolbox™, you can compensate for the distortions introduced by the lossy channels.

starting with the serdes designer app, you can design the top-level serdes systems and perform statistical analysis. use the building blocks and system objects to design, configure, simulate and analyze the serdes system including the transmitter and the receiver.

apps

serdes designerdesign and analyze serdes systems for export to simulink, matlab and ibis-ami
convert s-parameter network to impulse response
fit poles and zeros to ctle transfer functions

blocks

decision feedback equalizer (dfe) with clock and data recovery (cdr)
models a clock data recovery circuit
models a feed-forward equalizer
models continuous time linear equalizer (ctle)
automatically adjusts gain to maintain output waveform amplitude
models a variable gain amplifier
models a saturation amplifier
recover serdes clock time values from custom dfecdr and cdr
propagates baseband signal without modification
construct loss model from channel loss metric or impulse response
configure system wide settings in serdes system model
display eye diagram of time-domain signal
set waveform generation method and number of symbols to simulate in serdes model

objects

decision feedback equalizer (dfe) with clock and data recovery (cdr)
minimize intersymbol interference (isi) at clock sampling times
performs clock data recovery function
models a feed-forward equalizer
continuous time linear equalizer (ctle) or peaking filter
automatically adjusts gain to maintain output waveform amplitude
models a variable gain amplifier
models a saturating amplifier
propagates baseband signal without modification
create simple lossy transmission line model
set a pseudorandom binary sequence (prbs) pattern and number of symbols to simulate in serdes model
convert s-parameter to impulse response

functions

pulse response metric for optimization routines
pseudorandom binary sequence
step response from impulse response
pulse response from impulse response
impulse response from step response
impulse response from pulse response
statistical eye from pulse response
peak distortion analysis eye from pulse response
data pattern waveform from pulse response
pulse response from data pattern waveform

topics

  • design serdes system and export ibis-ami model

    create and analyze a serdes system, and export an ibis-ami model using the serdes designer app.


  • explore the behavior, control and characteristics of a first order clock data recovery (cdr).


  • to successfully send and receive data between a serdes transmitter and receiver requires a myriad of conditions to be satisfied.


  • customize and explore the statistical analysis of serdes systems.


  • inject jitter into link analysis and equalization design.


  • define the loss model to represent the analog channel in a serdes system.


  • generate shared objects on compatible linux versions.

网站地图