detect and address bugs -凯发k8网页登录

simulink^® design verifier™ uses formal methods to identify hard-to-find design errors in models without requiring extensive tests or simulation runs. design errors detected include runtime errors such as integer overflow, division by zero, and violations of design assertions and logical errors that indicate operating conditions that cannot occur. you use simulink design verifier to highlight blocks in a model containing design errors and blocks proven to be without them. for each block with an error, you calculate signal-range boundaries and generate a test vector that reproduces the error in simulation.