simulink design verifier documentation -凯发k8网页登录

simulink^® design verifier™ uses to identify hidden design errors in models. it detects blocks in the model that result in integer overflow, dead logic, array access violations, and division by zero. it can formally verify that the design meets functional requirements. for each design error or requirements violation, it generates a simulation test case for debugging.

simulink design verifier generates test cases for model coverage and custom objectives to extend existing requirements-based test cases. these test cases drive your model to satisfy condition, decision, modified condition/decision (mcdc), and custom coverage objectives. in addition to coverage objectives, you can specify custom test objectives to automatically generate requirements-based test cases.

support for industry standards is available through (for iec 61508 and iso 26262) and (for do-178).