5:22
video length is 5:22.
hardware design of a lane detection algorithm | vision processing for fpga, part 3 video -凯发k8网页登录
from the series: vision processing for fpga
the vision hdl toolbox™ lane detection example utilizes many innovative techniques to deliver efficient fpga hardware using hdl coder™. learn about hardware implementation techniques such as:
- using system knowledge to reduce the amount of computations required in the hardware
- designing custom control logic with a matlab® function block
- computing averages from a stream of data using a rolling window
- redundant “ping-pong” memory buffer to keep pace with the incoming data stream
download code and files
related products
learn more
您也可以从以下列表中选择网站:
如何获得最佳网站性能
选择中国网站(中文或英文)以获得最佳网站性能。其他 mathworks 国家/地区网站并未针对您所在位置的访问进行优化。
美洲
- (español)
- (english)
- (english)
欧洲
- (english)
- (english)
- (deutsch)
- (español)
- (english)
- (français)
- (english)
- (italiano)
- (english)
- (english)
- (english)
- (deutsch)
- (english)
- (english)
- switzerland
- (english)
亚太
- (english)
- (english)
- (english)
- 中国
- (日本語)
- (한국어)